

FIGURE I




FIGURE 2




FIGURE 3




FIGURE 4





FIGURE 5

FIGURE 6



Deviation of the guard potential from ideal potential.

FIGURE 7




FIGURE S




FIGURE 9






FIGURE 10



Deviation of the inner guard potential from ideal potential,

## FIGURE 11



Cross-sectional view of four circuit boards in a divider stack.

FIGURE 12




FIGURE 13





FIGURE 14

FIGURE 15



Flure 16